Graphene-based electronics has drawn tremendous attention since its discovery in 2004. 1 Graphene is the first thermodynamically stable two-dimensional (2D) material that is composed of a single layer of carbon atoms arranged in a hexagonal lattice (Figure 1 (a)) with zero bandgap (E g ) (Figure 1(b) ). Lithographically narrowed graphene (graphene nanoribbon (GNR)) exhibits high potential for building energy efficient devices such as GNR tunneling field effect transistors (GNR-TFETs) [2] [3] [4] because of its direct E g ( Figure  1 (c)) and unique E g tunability property via lithographic control of its width. [5] [6] [7] [8] [9] Graphene has also been proposed as a potential candidate to replace copper for next-generation global interconnects due to its patternability and currentcarrying capacity. [8] [9] [10] [11] While separate analysis of GNR-based devices and graphene interconnects have been reported in the literature, [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] the real benefits can be harvested through an integrated device-interconnect co-design scheme.
In this paper, the prospects of "all-graphene" circuits (Figures 1(d)-1(f)) are explored and evaluated. In such design scheme, both devices (based on GNR-TFETs) and interconnects (based on wider graphene ribbons) are proposed to be concurrently fabricated by monolithically patterning a single sheet of graphene, thereby significantly simplifying the fabrication process. Moreover, this scheme of circuit design does not require local interconnects made of a different material to connect the devices within logic gates. Hence, the proposed "all-graphene" circuit can lead to substantial reduction in contact resistance and could potentially open up exciting prospects for designing ultra-dense and thin integrated circuits with unprecedented performance and energy-efficiency, and subsequently higher reliability. It is to be noted that this work is based on a paradigm integrating GNR-TFETs and graphene interconnects on a single layer graphene and is not to be confused with a previous work, which reported a circuit where graphene FET and metal-based inductors were integrated 12 
FIG. 1. (a)
The atomic structure of graphene. Armchair (ac) and zigzag (zz) are two different chiralities; (b) band structure of graphene; (c) band structure of armchair-GNR (ac-GNR); (d-f) Schematics showing proposed fabrication steps of an "all-graphene" circuit (inverter chain): (d) monolayer graphene sheet; (e) graphene interconnects and GNRs patterned by lithography; source and drain regions are doped; (f) all-graphene circuit after deposition and patterning of metal and dielectric; (g) Circuit schematic of (f). Inverter 2 is double-sized using two GNR channels (hence fan-out of Inverter 1 ¼ 2). using local metal interconnects and hence, cannot offer the unique advantages of the proposed "all-graphene" circuit.
show an all-graphene inverter chain design together with its proposed fabrication process in 3 steps: (d) synthesis of monolayer graphene sheet; (e) patterning of the uniform graphene sheet and doping of GNRs to realize graphene interconnects and GNR devices; (f) depositing and patterning of gate dielectric, gate metal, isolation oxide, via, pads and external interconnects.
The recent demonstration of graphene patterning down to sub-10 nm dimensions with atomically smooth edges via both top-down 13, 14 and bottom up 15, 16 processes lend sufficient credibility to the feasibility of such approach. The doping of GNRs can be achieved by chemical doping (via edge doping, 17 intercalation doping, 10 and defects 18 ), substrate doping 19 and electrostatic doping, 20 of which substrate and electrostatic methods are more controllable in small GNR areas. Hence, in this work, doping is considered to provide uniform charges in source and drain regions and quantified as Fermi potential (jeU P j and jeU N j), defined as the energy difference between midgap energy E i and Fermi level E F (will be shown later, in Figure 2 (b)).
Note that the widths of the channel regions in n-and p-type devices are made equal in order to obtain the same E g . Hence, the sizing of all-graphene circuits is achieved by using multiple GNR channels, as shown in the multi-channel GNR-TFETs in Inverter 2 (Figures 1(f) and 1(g)). Because of the bipolar behavior of TFETs (electron-hole duality 21 ), n-and p-type TFETs have almost the same tunneling currents, thereby n-and p-type devices can be made with identical sizing (unlike CMOS).
To understand the transport across various wide-narrow graphene interfaces and GNR-TFETs, Non-Equilibrium Green's Function (NEGF) formalism 22 along with tightbinding (TB) modeling of graphene/GNR band structures is employed. TB approach can provide consistent accuracy for band structure of armchair-GNR (ac-GNR, chirality shown in Figure 1(a) ). 23 Hence, the simulations in this work were performed with the assumption of smooth ac-GNR edges. It is to be noted that E g modulation for zz-GNRs has also been observed in experiments for sub-10 nm widths, 24 and hence, this work can be extended to any chiralities. Self-consistent solution of Poisson's equation (PE) and NEGF is used to accurately account for the electrostatics. Transport in GNRTFETs, interconnects, and across interfaces are solved separately in different NEGF modules (real space 22 for interconnects and interfaces, and mode space 25 for GNR-TFETs) in self-consistent NEGF-PE iteration loops. Subsequently, circuit performances are evaluated based on the lookup tables from the simulation results. Comparisons are then made with 22 nm-CMOS high-performance (HP) and low-power (LP) models. 26 At first, the active devices (TFETs) in the all-graphene circuit are designed. The GNR-TFETs are essentially reverse biased P
-i-P (þ) type source-channel-drain structures where the source and drain regions are doped while the gate-controlled channel remains intrinsic. GNR-TFETs with symmetrically doped source and drain exhibit ambipolarity (remain ON for both high and low gate voltages (V GS , or V G if source is grounded)), which is detrimental for some circuit applications. Asymmetric (unequal) doping in source and drain of GNR-TFET 25 can be used to reduce ambipolarity. Hence, in this work, the n-type TFETs (NTFETs) with P þ -i-N doping and p-type TFETs (PTFETs) with N þ -i-P doping are used. The structure of such an NTFET is illustrated in the inset of Figure 2 According to Figure 2 (b), the interaction between doping and supply voltage (V DD ) is derived based on the criteria that an ideal NTFET should be fully ON (when V G equals V DD ) or fully OFF (when V G is 0) under any V DS (0 to V DD ). Figure  2(b) shows that in the OFF state, E v,P E c,i , where E c is the bottom of the conduction band; E v is the top of the valence band; subscripts i, P, and N are for intrinsic, p-type, and n-type regions. Another ON state where tunneling occurs between channel and drain (Figure 2(d) ) should be prevented by reducing the doping of drain so that E v,i E c,N . E ch is defined as the channel potential, which is E ch ¼ E i,i $ (ÀeV G ), where e ¼ þ1.6 Â 10 À19 C. Since E ch ¼ 0 eV in OFF state (V G ¼ 0 V), E v,i E c,N and E v,P E c,i can be expanded to
(1)
respectively, where jeU P j and jeU N j refer to the Fermi potentials. E F,P is chosen as the 0 eV level. In the ON state, E ch ¼ ÀeV DD and E v,P ! E c,i , so that
From Eqs. (1)- (3), the interaction between doping and V DD is roughly, E g À je/ P j eV DD E g À je/ N j:
For instance, for the asymmetrically doped GNR-TFET simulated in Figure 2 , a rough range of 0.05-0.2 V for V DD can be determined.
Limitation of V DD and doping of an isolated TFET was presented as Eq. (4). However, in the "all-graphene" circuit, parameters become more constrained when the interfaces between devices and interconnects are considered. In a typical PTFET/NTFET stack, which is required for designing complementary digital gates, drain-interconnect-drain (D-i-D) structures become relevant (Figure 3(a) ). The D-i-D region in Figure 3 (a) contains two doped drain regions and a graphene interconnect region.
To evaluate the properties of the D-i-D regions, a small D-i-D region is first simulated by real space NEGF for GNRs with N W ¼ 6 (W GNR ¼ 0.8 nm) and an infinite width graphene interconnect with 20 C atoms (2.1 nm) along the length direction (with ac-chirality). Note that by TB approach, this chirality and dimension retain the band structure of graphene. The Fermi potential of drain (jeU P,N j) is varied as 0.8, 0.6, and 0.5 eV. Figures 3(f) and 3(g) . When drain regions are highly doped (Figure 3(b) , large jeU P,N j ¼ 0.8 eV), the current is high due to the tunneling window (TW) shown in Figure 3(c) . When drain regions have low doping (Figure 3(d) ), the current is limited, since the TW vanishes (Figure 3(e) ).
Figures 3(b) and 3(d) show the band diagrams and local density of states (LDOS) of this region and Figures 3(c) and 3(e) show their corresponding transmission spectrum (T(E)). Its I-V characteristics are shown in
Hence, when designing all-graphene circuits, doping is limited by both Eq. (4) (upper bound) and the transmission through the D-i-D structure (lower bound).
An inverter chain based on the all-graphene design is shown in Figure 1(f) . According to the analysis and simulations above, the size parameters are optimized to: W GNR 5 nm, which allows a reasonable bandgap E g ! 0.29 eV; channel length L ch ¼ 22 nm, which is designed for comparison with CMOS; length and width of interconnect regions are large enough (X int Â Y int ! 30 nmÂ 30 nm) (Figure 1(f) ) to ensure E g ¼ 0 and low resistance in graphene. 8 TFETs are controlled by single gates with 1.2 nm dielectric, where the permittivity e ox ¼ 16. Doping values are optimized as jeU P j ¼ 0.24 eV and jeU N j ¼ 0.12 eV for W GNR ¼ 5 nm, which satisfy the limitation from Eq. (4) and provide considerably high current through the D-i-D region (I-V curves shown in Figure 3(g) ).
Since the load inverter (Inverter 2) does not contribute to the static performances, the following discussion focuses on a single all-graphene inverter for simplicity. The working processes of an all-graphene inverter are described with band diagrams in Figure 4 . Dashed lines are bands before charging/discharging (low-to-high/high-to-low transition) while solid lines are charged/discharged bands. When toggling, the output node (a D-i-D region including graphene interconnect and drain regions of both NTFET and PTFET) is charged or discharged by band-to-band tunneling currents at sourcechannel interfaces. Subscripts i, P, and N for E c and E v are omitted for simplicity, and E FS and E FD represent Fermi levels for source for drain, respectively. When charging (or discharging), the bands of the D-i-D region are shifted due to the changing of E F of the output node (-eV out ). When V DD 0.2 V, output current I out (the current flowing to output node) is always $10 3 times the leakage (tunneling) current (I leak ) as shown in Figure 6 . However, if V DD > 0.2 V, when input is low (<0.05 V), PTFET is ON but NTFET is not completely OFF due to ambipolar behavior, which is an ON state as shown in Figure 2(d) . Hence, V out is pulled down to 0.2475 V as shown in the inset plot of Figure  5 (a). Thereby, the inverter suffers from an increased I leak , which is nearly a decade higher than expected, resulting in a decade lower I out /I leak ratio, as shown in Figure 6 . This effect reflects the upper bound for V DD in Eq. (4). On the other hand, a circuit level lower bound of V DD appears around V DD $ 0.05 V, where the SNM and jGainj are unacceptably low (Table I ).
The static power consumption for the all-graphene inverter is shown for different values of W GNR , and compared to the 22 nm CMOS inverters. It can be observed that the static leakage power P stat of all-graphene inverter (W GNR ¼ 5 nm) is similar to that of 22 nm-CMOS HP model ( Figure 7 ) with default threshold voltages. However, by decreasing W GNR , E g is increased, and I leak is reduced significantly resulting in much lower P stat than CMOS.
In conclusion, band gap tuning induced by lithographic sketching of narrow/wide patterns on a single 2D monolayer graphene is proposed for exploring "all-graphene" ultra energy-efficient logic circuits based on GNR-TFETs. The proposed scheme is unique to graphene since it can be employed to fabricate both active and passive devices from the "same material" in a seamless manner. It is shown that the "allgraphene" circuit design scheme exhibits superior static performances with up to 1.7X higher SNMs and 1-2 decades lower static power consumption than that of LP as well as HP 22 nm-CMOS technology. Limitations on V DD scaling are estimated theoretically and due to the smaller E g of GNR, the minimum achievable V DD is shown to be lower (0.1-0.2 V) than that of 22 nm-CMOS, which performs poorly when V DD decreases to $0.4 V. Combined with the superior thermal, mechanical, and reliability properties of graphene, the "allgraphene" design scheme is envisioned to provide an attractive pathway for future ultra-dense 2D-electronics. Moreover, due to the flexible and transparent nature of graphene, such scheme could pave the way for a completely new generation of "wearable" and "invisible" electronics. 
